METHOD AND APPARATUS FOR VERIFYING HARDWARE IMPLEMENTATION OF A PROCESSOR ARCHITECTURE IN A LOGICALLY PARTITIONED DATA PROCESSING SYSTEM

BACKGROUND OF THE INVENTION

5   **1.   Technical Field:**

The present invention relates generally to an improved data processing system, and in particular to a method and apparatus for testing a processor architecture. Still more particularly, the present
10   invention provides a method and apparatus for testing logical partitions in a logically partitioned data processing system.

2.   Description of Related Art:

A logical partitioned (LPAR) functionality within a
15   data processing system (platform) allows multiple copies of a single operating system (OS) or multiple heterogeneous operating systems to be simultaneously run on a single data processing system platform. A partition, within which an operating system image runs,
20   is assigned a non-overlapping subset of the platform's resources. These platform allocable resources include one or more architecturally distinct processors with their interrupt management area, regions of system memory, and I/O adapter bus slots. The partition's
25   resources are represented by the platform's firmware to the OS image.

Each distinct OS or image of an OS running within the platform is protected from each other such that software errors on one logical partition cannot affect

Docket No.AUS920010672US1

the correct operation of any of the other partitions.
This is provided by allocating a disjoint set of platform
resources to be directly managed by each OS image and by
providing mechanisms for ensuring that the various images
5   cannot control any resources that have not been allocated
to it. Furthermore, software errors in the control of an
operating system's allocated resources are prevented from
affecting the resources of any other image. Thus, each
image of the OS (or each different OS) directly controls
10   a distinct set of allocable resources within the
platform.

In testing architectures for LPAR data processing
systems, code is often loaded into a logical partition to
test the hardware implementation of the processor
15   architecture. This type of code is referred to as a
random code generator or a random code generation image.
Random code generation images are typically designed to
generate random instruction streams to stress test the
hardware implementation of the processor architecture. A
20   random code generation image tends to corrupt it's own
memory image or crash the logical partition on a frequent
basis. Such a result is undesirable because the point of
the test using the random code generation image is to
verify that these types of actions have no effect beyond
25   the boundary of the logical partition.

Therefore, it would be advantageous to have an
improved method, apparatus, and computer instructions for
testing hardware implementations in a logical partitioned
data processing system.

Docket No.AUS920010672US1

SUMMARY OF THE INVENTION

The present invention provides a method, apparatus, and computer instructions for testing hardware in a data processing system having multiple partitions. A monitor
5   process in a first partition assigned to a first processor is initialized. A random code generation process in a second partition associated with a second processor is initialized. The random code generation process generates instructions and executes the
10   instructions to test the second processor. The monitor process monitors the random code generation process and resets the second processor if the random code generation process fails.

Docket No.AUS920010672US1

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of

5   use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a block diagram of a data processing

10   system in which the present invention may be implemented is depicted;

Figure 2 is a block diagram of an exemplary logically partitioned platform in which the present invention may be implemented;

15   **Figure 3** is a diagram illustrating components used to test and verify a hardware implementation of a processor architecture in accordance with a preferred embodiment of the present invention;

Figure 4 is a flowchart of a process for initiating

20   a hypervisor call to set up a test environment in accordance with a preferred embodiment of the present invention;

Figure 5 is a flowchart of a process used to hand control of a partition to a random code generation image

25   in accordance with a preferred embodiment of the present invention;

Figure 6 is a flowchart of a process used to test a hardware implementation of a processor architecture in accordance with a preferred embodiment of the present

30   invention;

Docket No.AUS920010672US1

Figure 7 is a flowchart of a process for handling a hypervisor call in accordance with a preferred embodiment of the present invention;

Figure 8 is a flowchart of a process for managing an
5   error from a random code generation image in accordance with a preferred embodiment of the present invention;

Figure 9 is a diagram illustrating a heartbeat data structure in accordance with a preferred embodiment of the present invention;

10   **Figure 10** is a diagram illustrating pseudo code for generating a heartbeat in response to a heartbeat call in accordance with a preferred embodiment of the present invention;

Figure 11 is a diagram illustrating pseudo code for
15   a monitoring function in accordance with a preferred embodiment of the present invention; and

Figure 12 is a diagram illustrating glue code used to add a call for the monitor function for every hypervisor call in accordance with a preferred embodiment
20   of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference now to the figures, and in particular
with reference to **Figure 1,** a block diagram of a data
processing system in which the present invention may be
5   implemented is depicted. Data processing system **100** may
be a symmetric multiprocessor (SMP) system including a
plurality of processors **101, 102, 103,** and **104** connected
to system bus **106.** For example, data processing system
100 may be an IBM RS/6000, a product of International
10   Business Machines Corporation in Armonk, New York,
implemented as a server within a network. Alternatively,
a single processor system may be employed. Also
connected to system bus **106** is memory controller/cache
108, which provides an interface to a plurality of local
15   memories **160-163.** I/O bus bridge **110** is connected to
system bus **106** and provides an interface to I/O bus **112.**
Memory controller/cache **108** and I/O bus bridge **110** may be
integrated as depicted.

Data processing system **100** is a logically
20   partitioned data processing system. Thus, data
processing system **100** may have multiple heterogeneous
operating systems (or multiple instances of a single
operating system) running simultaneously. Each of these
multiple operating systems may have any number of
25   software programs executing within in it. Data
processing system **100** is logically partitioned such that
different I/O adapters **120-121, 128-129,** and **136,**
graphics adapter **148,** and hard disk adapter **149** may be
assigned to different logical partitions.

Docket No.AUS920010672US1

Thus, for example, suppose data processing system **100** is divided into three logical partitions, P1, P2, and P3. Each of I/O adapters **120-121**, **128-129**, **136**, and graphics adapter **148**, and hard disk adapter **149**, each of

5 processors **101-104**, and each of local memories **160-163** is assigned to one of the three partitions. For example, processor **101**, local memory **160**, and I/O adapters **120**, **128**, and **129** may be assigned to logical partition P1; processors **102-103**, memory **161**, and PCI I/O adapters **121**

10 and **136** may be assigned to partition P2; and processor **104**, memories **162-163**, and I/O adapters **148-149** may be assigned to logical partition P3.

Each operating system executing within data processing system **100** is assigned to a different logical

15 partition. Thus, each operating system executing within data processing system **100** may access only those I/O units that are within its logical partition. Thus, for example, one instance of the Advanced Interactive Executive (AIX) operating system may be executing within

20 partition P1, a second instance (image) of the AIX operating system may be executing within partition P2, and a Windows 2000 operating system may be operating within logical partition P1. Windows 2000 is a product and trademark of Microsoft Corporation of Redmond,

25 Washington.

Peripheral component interconnect (PCI) Host bridge **114** connected to I/O bus **112** provides an interface to PCI local bus **115**. A number of Input/Output adapters **120-121** may be connected to PCI bus **115**. Typical PCI bus

30 implementations will support between four and eight I/O adapters (i.e. expansion slots for add-in connectors).

Docket No.AUS920010672US1

Each I/O Adapter **120-121** provides an interface between data processing system **100** and input/output devices such as, for example, other network computers, which are clients to data processing system **100**.

5   An additional PCI host bridge **122** provides an interface for an additional PCI bus **123**. PCI bus **123** is connected to a plurality of PCI I/O adapters **128-129** by PCI busses **126-127**. Thus, additional I/O devices, such as, for example, modems or network adapters may be

10   supported through each of PCI I/O adapters **128-129**. In this manner, data processing system **100** allows connections to multiple network computers.

    A memory mapped graphics adapter **148** may be connected to I/O bus **112** through PCI Host Bridge **140** and

15   EADS **142** (PCI-PCI bridge) via PCI busses **141** and **144** as depicted. Also, a hard disk **150** may also be connected to I/O bus **112** through PCI Host Bridge **140** and EADS **142** via PCI busses **141** and **145** as depicted.

    A PCI host bridge **130** provides an interface for a

20   PCI bus **131** to connect to I/O bus **112**. PCI bus **131** connects PCI host bridge **130** to the service processor mailbox interface and ISA bus access pass-through logic **194** and EADS **132**. ISA bus access pass-through logic **194** forwards PCI accesses destined to the PCI/ISA bridge **193**.

25   NVRAM storage **192** is connected to the ISA bus **196**. Service processor **135** is coupled to service processor mailbox interface **194** through its local PCI bus **195**. Service processor **135** is also connected to processors **101-104** via a plurality of JTAG/I^{2}C busses **134**. JTAG/I^{2}C

30   busses **134** are a combination of JTAG/scan busses (see IEEE 1149.1) and Phillips I^{2}C busses. However,

Docket No.AUS920010672US1

alternatively, JTAG/I²C busses **134** may be replaced by only Phillips I²C busses or only JTAG/scan busses. All SP-ATTN signals of the host processors **101, 102, 103,** and **104** are connected together to an interrupt input signal

5 of the service processor. The service processor **135** has its own local memory **191,** and has access to the hardware OP-panel **190.**

When data processing system **100** is initially powered up, service processor **135** uses the JTAG/scan I²C busses

10 **134** to interrogate the system (Host) processors **101-104,** memory controller **108,** and I/O bridge **110.** At completion of this step, service processor **135** has an inventory and topology understanding of data processing system **100.** Service processor **135** also executes Built-In-Self-Tests

15 (BISTs), Basic Assurance Tests (BATs), and memory tests on all elements found by interrogating the system processors **101-104,** memory controller **108,** and I/O bridge **110.** Any error information for failures detected during the BISTs, BATs, and memory tests are gathered and

20 reported by service processor **135.**

If a meaningful/valid configuration of system resources is still possible after taking out the elements found to be faulty during the BISTs, BATs, and memory tests, then data processing system **100** is allowed to

25 proceed to load executable code into local (Host) memories **160-163.** Service processor **135** then releases the Host processors **101-104** for execution of the code loaded into Host memory **160-163.** While the Host processors **101-104** are executing code from respective

30 operating systems within the data processing system **100,** service processor **135** enters a mode of monitoring and

Docket No.AUS920010672US1

reporting errors. The type of items monitored by service processor **135** include, for example, the cooling fan speed and operation, thermal sensors, power supply regulators, and recoverable and non-recoverable errors reported by

5   processors **101-104**, memories **160-163**, and I/O bridge **110**.

Service processor **135** is responsible for saving and reporting error information related to all the monitored items in data processing system **100**. Service processor **135** also takes action based on the type of errors and

10 defined thresholds. For example, service processor **135** may take note of excessive recoverable errors on a processor's cache memory and decide that this is predictive of a hard failure. Based on this determination, service processor **135** may mark that

15 resource for deconfiguration during the current running session and future Initial Program Loads (IPLs). IPLs are also sometimes referred to as a "boot" or "bootstrap".

Data processing system **100** may be implemented using

20 various commercially available computer systems. For example, data processing system **100** may be implemented using IBM eServer iSeries Model 840 system available from International Business Machines Corporation. Such a system may support logical partitioning using an OS/400

25 operating system, which is also available from International Business Machines Corporation.

Those of ordinary skill in the art will appreciate that the hardware depicted in **Figure 1** may vary. For example, other peripheral devices, such as optical disk

30 drives and the like, also may be used in addition to or in place of the hardware depicted. The depicted example is not meant to imply architectural limitations with

Docket No.AUS920010672US1

respect to the present invention.

　　　With reference now to **Figure 2,** a block diagram of an exemplary logically partitioned platform is depicted in which the present invention may be implemented. The

5　hardware in logically partitioned platform **200** may be implemented as, for example, data processing system **100** in **Figure 1.** Logically partitioned platform **200** includes partitioned hardware **230,** operating systems **202, 204, 206, 208,** and hypervisor **210.** Operating systems **202,**

10　**204, 206,** and **208** may be multiple copies of a single operating system or multiple heterogeneous operating systems simultaneously run on platform **200.** These operating systems may be implemented using OS/400, which are designed to interface with a hypervisor. Operating

15　systems **202, 204, 206,** and **208** are located in partitions **203, 205, 207,** and **209.** Additionally, these partitions also include firmware loaders **211, 213, 215,** and **217.** When partitions **203, 205, 207,** and **208** are instantiated, a copy of the open firmware is loaded into each partition

20　by the hypervisor's partition manager. The processors associated or assigned to the partitions are then dispatched to the partitions' memory to execute the partition firmware.

　　　Partitioned hardware **230** includes a plurality of

25　processors **232-238,** a plurality of system memory units **240-246,** a plurality of input/output (I/O) adapters **248-262,** and a storage unit **270.** Each of the processors **232-238,** memory units **240-246,** NVRAM storage **298,** and I/O adapters **248-262** may be assigned to one of multiple

30　partitions within logically partitioned platform **200,** each of which corresponds to one of operating systems

Docket No.AUS920010672US1

202, 204, 206, and **208.**

Partition management firmware (hypervisor) **210** performs a number of functions and services for partitions **203, 205, 207,** and **209** to create and enforce
5 the partitioning of logically partitioned platform **200.** Hypervisor **210** is a firmware implemented virtual machine identical to the underlying hardware. Hypervisor software is available from International Business Machines Corporation. Firmware is "software" stored in a
10 memory chip that holds its content without electrical power, such as, for example, read-only memory (ROM), programmable ROM (PROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), and non-volatile random access memory (non-volatile RAM).
15 Thus, hypervisor **210** allows the simultaneous execution of independent OS images **202, 204, 206,** and **208** by virtualizing all the hardware resources of logically partitioned platform **200.**

The present invention recognizes that in testing
20 hardware implementation of a processor architecture for an LPAR data processing system, such as logically partitioned platform **200,** corrupting of a memory image and crashing of a logical partition by a random code generation image is undesirable. The mechanism of the
25 present invention monitors and keeps a random code generation image running to verify that these types of actions do not have an effect beyond the boundary of the partition of which the random code generation image is executed.
30 Turning next to **Figure 3,** a diagram illustrating components used to test and verify a hardware implementation of a processor architecture is depicted in

accordance with a preferred embodiment of the present
invention. In this example, random code generation image
300 is used in conjunction with monitor **302** and
hypervisor **304.**

5   Random code generation image **300** is loaded onto a
partition in place of a normal operating system. Random
code generation image **300** may be implemented using a LPAR
classical test kernel with random code generation
program.

10   This code is loaded by the partition system firmware
loader. In these examples, each partition has its own
version of the open firmware which will create the open
firmware device tree to describe the partition's hardware
resources to an operating system. This firmware also is
15   responsible for loading a client operating system into
the partition's memory, and giving control to the client
program. This firmware corresponds to firmware loaders
211, 213, 215, and **217** in **Figure 2.**

In these examples, hypervisor **304** is the most
20   trusted firmware of the LPAR system. Only one hypervisor
instance exists at any one time in the LPAR system.
Hypervisor **304** implements services and protections to
ensure that all partition operating systems are properly
running in their logical partitions, and using their
25   allocated hardware resources. When random code
generation image **300** is loaded, a call is made to
hypervisor **304** to cause hypervisor **304** to recognize the
presence of random code generation image **300** in place of
a normal operating system. Random code generation image
30   **300** executes within a partition and generates random
instruction streams that are used to test the processor

Docket No.AUS920010672US1

architecture assigned to the partition. Additionally, random code generation image **300** will make a call to hypervisor **304** to generate a heartbeat to indicate that this image is still running and has not failed.

5   Monitor **302** is used to monitor for the heartbeat generated by hypervisor **304** for random code generation image **300** to determine whether this image is running or has failed. Upon a failure of random code generation image **300**, monitor **302** will reset the processor

10   associated with random code generation image **300**. This resetting of the processor may be accomplished by a call to hypervisor **304** or a direct call to the processor. A direct call may be made to the processor in which processor chips having two or more processors are used in

15   the system. In this case, one processor is assigned to a partition in which random code generation image **300** is located while the other processor is assigned to a partition on which a normal operating system is running with monitor **302.** One monitor is typically assigned to

20   one processor, which executes the random code generation image for monitoring. Depending on the particular implementation, a single monitor process may be used to monitor more than one random code generation image.

       The monitor process is loaded into the hypervisor

25   memory during the system power-on condition. However, the monitor process is not activated until a random code generation image is loaded into a partition and a hypervisor call is made to set up the test environment for the random code genration image. At that time, one or

30   more processors will be desinated to run the monitor process whenever they are making any hypervisor calls.

Docket No.AUS920010672US1

Hypervisor **304** serves to support the test
environment created for random code generation image **300**.

Hypervisor **304**, in addition to the other functions,
will allow random code generation image **300** to execute

5   even if the memory image is corrupted or if an error is
generated by the instructions created and executed by
this image. Additionally, hypervisor **304** will reload
random code generation image **300** if a failure occurs.
The information used by hypervisor **304** to run, monitor,

10   and refresh random code generation image **300** in the event
of failure, is stored in test environment data structure
306.

In these examples, this data structure takes the
form of a set of arrays in which each partition is

15   associated with one of the arrays. Each array is
initialized as either normal or test. A normal array
indicates that a normal operation system image, such as
Advanced Interactive Executive (AIX), is loaded while a
test array indicates that a random code generation image,

20   such as LCTrash, is loaded. AIX is an implementation of
UNIX available from International Business Machines
Corporation. Each array stores information, such as the
processor associated with the partition, as well as the
processor on which the monitor process is located.

25   Turning next to **Figure 4,** a flowchart of a process
for initiating a hypervisor call to set up a test
environment is depicted in accordance with a preferred
embodiment of the present invention. The process begins
by the partition open firmware loader successfully

30   loading an image into the partition memory (step **402**). A
determination is then made as to whether a random code
generation image is obtained (step **404**). If the loaded

Docket No.AUS920010672US1

image is not the random code generation image, i.e. a
normal operating system image, the open firmware will
transfer control to the operating system image to
continue booting up the partition (step **406**) with the
5   process terminating thereafter.

If the loaded image is indeed the random code
generation image, the open firmware will call the
hypervisor to intialize a test environment for the
partition, and the hypervisor will dispatch the
10   partition's processors to the random code generation
image (step **408**) with the process terminating thereafter.

With reference now to **Figure 5,** a flowchart of a
process used to hand control of a partition to a random
code generation image is depicted in accordance with a
15   preferred embodiment of the present invention. The
process illustrated in **Figure 5** may be implemented in
hypervisor **210** in **Figure 2.** This process may be
initiated by a processor making a call to the hypervisor
to transfer control to the random code generation image.
20   This processor is the master processor for the partition
if more than one processor is present.

The process begins by identifying the test processor
(step **500**). This test processor is the processor
associated with the partition in which the random code
25   generation image is located. The identification includes
identifying the processor ID in this example. A variable
for this processor is set equal to type 1, which
indicates that the processor is the test processor (step
502). For example, the variable may be
30   proc_type[IDx]=LTK_TYPE(1) in which IDx is the identifier
of the processor and LTK_TYPE(1) indicates that the
processor is a test processor. This variable is

initialized with a value of NORMAL (0) to indicate that
it is a normal processor.

Next, a monitor processor is identified (step **504**).
A variable for the processor is set to type 2 to indicate
5   that the processor is associated with a partition in
which a monitor process is executed. The variable for
this processor may be set as follows:
proc_type[IDx]=MONITOR_TYPE(2) in which IDx represents
the identifier for the processor and MONITOR_TYPE(2)
10   indicates that the processor is associated with a
partition running a monitor process. The random code
generation image is saved to a buffer (step **508**). A copy
of this image is saved in the buffer to allow the
hypervisor to reload the random code generation image
15   into the partition if the random code generation image in
the partition should fail during testing. The random
code generation image is relocated from its current
address to the final location for the partition (step
510). When the image is first loaded by the firmware,
20   the image is loaded in a temporary location for
assignment by the partition open firmware. Step **510**
serves to move the image to its appropriate location,
such as, for example, logical address 0 of the partition.

Then, a determination is made as to whether slave
25   processors are present (step **512**). A partition may have
more than one processor. In this case, the processor
executing open firmware and making the hypervisor to
start this process is considered the master while the
other processors are considered slaves. If slave
30   processors are present, the slave processors are
dispatched to the entry point of the random code
generation image, such as, for example, logical address

0x100 (step **514**). This step starts the running of the random code generation image. Thereafter, the return address of the processor making the call to transfer control to the random code generation image is modified

5 to point to the entry point of the random code generation image (step **516**) with the process terminating thereafter.

Returning to step **512**, if slave processors are absent, the process proceeds directly to step **516** as described above.

10 Turning next to **Figure 6,** a flowchart of a process used to test a hardware implementation of a processor architecture is depicted in accordance with a preferred embodiment of the present invention. The process illustrated in **Figure 6** may be implemented in a random

15 code generation image, such as random code generation image **300** in **Figure 3.**

The process begins by generating test code to test the hardware (step **600**). The test code is then executed (step **602**). A determination is made as to whether a

20 heartbeat call should be generated (step **604**). This determination may be made using a variety of mechanisms. For example, a threshold may be employed to determine whether the call should be made. This threshold may be, for example, a selected amount of code (i.e., 4K of code)

25 generated by the random code generation image. If a heartbeat call is not to be made, the process returns to step **600**. Otherwise, a call to the hypervisor to generate a heartbeat is made (step **606**) with the process then returning to step **600** as described above.

30 Turning now to **Figure 7,** a flowchart of a process for handling a hypervisor call is depicted in accordance

Docket No.AUS920010672US1

with a preferred embodiment of the present invention.
The process illustrated in **Figure 7** may be implemented in
a monitor function, such as monitor **302** in **Figure 3**. In
these examples, the monitor function is an integral part
5   of the hypervisor. The function is activated in the
presence of a partition whose processors are executing
the random code generation image.

The process begins by detecting a call to the
hypervisor (step **700**). Next, a determination is made as
10 to whether the call was made by a monitor-type processor
(step **702**). If the call was made by a monitor-type
processor, heartbeat data is checked (step **704**). A
determination is then made as to whether the test
processor, who is executing the random code generation
15 image and being monitored, is alive (step **706**). If the
test processor who is executing the random code
generation image is not alive, then a reset of the test
processor is initiated (step **708**) with the process
terminating thereafter.
20 Turning back to step **706**, if the test processor,
executing the random code generation image, is alive, the
process terminates. Then, with reference again to step
702, if the call is not made by a monitor-type processor,
the normal hypervisor function is performed (step **710**)
25 with the process then terminating.

Turning now to **Figure 8,** a flowchart of a process
for managing an error from a random code generation image
is depicted in accordance with a preferred embodiment of
the present invention. The process illustrated in **Figure
30 8** may be implemented in hypervisor **304** in **Figure 3.**

The process begins by detecting an error from the random code generation image (step **800**). In these examples, the hardware detects error conditions. This detection is achieved through a non-maskable machine

5   check interrupt. This interrupt is detected by the processor.

Thereafter, termination of the random code generation image is prevented (step **802**) with the process terminating thereafter. The machine check interrupt

10   handler verifies that the processor is a test processor from the partition running the random code generation image. If that case is true, the partition will not be terminated. The hypervisor will invoke the machine check error analysis to identify the error and clean up the

15   error source. Thereafter, the test processor is sent back to the random code generation image's machine check recovery entry point for further action by the image.

In these examples, data is collected for analysis. During the execution of the random code, a periodic

20   heartbeat hypervisor call is made. The heartbeat hypervisor call will display the heartbeat count of the test processor to the partition's display console. When the test processors' heartbeats are no longer displayed on the console, this indicates a crash of the system.

25   Then, the appropriate action is to concentrate on debugging the cause of the crash to uncover any hardware implementation problem or hypervisor code bug. Another indication of a potential problem is when the other normal partitions crash while the random generation code

30   image is running.

Turning next to **Figure 9,** a diagram illustrating a heartbeat data structure is depicted in accordance with a

Docket No.AUS920010672US1

preferred embodiment of the present invention. Data
structure **900** is a heartbeat data structure, which is
generated in response to a call from the random code
generation image to the hypervisor to generate a

5   heartbeat. A data structure, such as data structure **900,**
is generated for each processor in the system. In this
example, data structure **900** is shown with its initial
values. A value for the heartbeat is incremented in line
902 each time the random code generation image makes a

10   call. The heartbeat value is captured or stored by the
monitor processor in line **904.** In line **906,** a time stamp
of the capture occurs if a heartbeat is still present.

Turning next to **Figure 10,** a diagram illustrating
pseudo code for generating a heartbeat in response to a

15   heartbeat call is depicted in accordance with a preferred
embodiment of the present invention. Code **1000** is an
example of code executed by a hypervisor in response to
receiving a call from a random code generation image to
generate a heartbeat. This pseudo code is C pseudo code.

20   With reference now to **Figure 11,** a diagram
illustrating pseudo code for a monitoring function is
depicted in accordance with a preferred embodiment of the
present invention. In this example, code **1100** is pseudo
C code which illustrates code used to capture a heartbeat

25   and reset the processor associated with the random code
generation image if no heartbeat is present within a
required interval.

Turning next to **Figure 12,** a diagram illustrating
glue code used to add a call for the monitor function for

30   every hypervisor call is depicted in accordance with a
preferred embodiment of the present invention. Code **1200**
illustrates fixed assembly code for adding a call to the

Docket No.AUS920010672US1

monitor function for every hypervisor call that is made. The code is implemented as assembly code to minimize any impact on the normal hypervisor call. Every hypervisor call will call the monitor_glue_code subroutine. In the

5 absence of a random code generation image, the routine simply returns back to the caller without calling the actual monitor_code C-function. When a random code generation image is loaded and the specific hypervisor call is made to set up the test environment, the

10 hypervisor will change the "return from subroutine" instruction, i.e. "blr", into the "no-op" instruction, i.e. "ori 0,0,0". This effectively activates the monitor function for every hypervisor calls.

Thus, the present invention provides an improved

15 method, apparatus, and computer instructions for running, monitoring, and refreshing a random code generation image used to verify a hardware implementation of the processor architecture. The mechanism of the present invention employs a monitor function and modifications to the

20 hypervisor as described above to maintain execution of a random code generation image even when the memory image or the logical partition for the random code generation image is corrupted or crashes. In this manner, the mechanism of the present invention allows for testing to

25 verify whether the various actions of the random code generation image have any effect beyond the boundary of the partition in which the random code generation image is executing.

It is important to note that while the present

30 invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of

Docket No.AUS920010672US1

the present invention are capable of being distributed in
the form of a computer readable medium of instructions
and a variety of forms and that the present invention
applies equally regardless of the particular type of

5   signal bearing media actually used to carry out the
distribution. Examples of computer readable media
include recordable-type media, such as a floppy disk, a
hard disk drive, a RAM, CD-ROMs, DVD-ROMs, and
transmission-type media, such as digital and analog

10 communications links, wired or wireless communications
links using transmission forms, such as, for example,
radio frequency and light wave transmissions. The
computer readable media may take the form of coded
formats that are decoded for actual use in a particular

15 data processing system.

The description of the present invention has been
presented for purposes of illustration and description,
and is not intended to be exhaustive or limited to the
invention in the form disclosed. Many modifications and

20 variations will be apparent to those of ordinary skill in
the art. The embodiment was chosen and described in
order to best explain the principles of the invention,
the practical application, and to enable others of
ordinary skill in the art to understand the invention for

25 various embodiments with various modifications as are
suited to the particular use contemplated.